Abstract-This paper describes the architecture and operating principles of two digital pulse-width modulator (DPWM) implementations for low-cost field-programmable gate arrays (FPGAs). Both architectures are based on a countercomparator block to process the most significant bits (MSB) portion of the reference input, enriched with additional elements to enhance duty-cycle resolution according to the less significant bits (LSB). The first architecture described has already been reported in the literature, it uses the on-chip PLL blocks to generate fixed delays and a selector to choose the one corresponding with the desired duty-cycle. Post-fitting adjustments of PLL delays are required to compensate delay differences between the diverse signal paths across the selector. In the second architecture described, a serializer-deserializer (SERDES) module is used to serialize a thermometer-coded representation of the LSB portion of the input. This serialization technique is commonly used for data transmission on high-speed serial I/O data transmission standards like LVDS and is extensively supported by FPGA providers. Experimental results are presented for both architectures synthesized on standard low-cost FPGA chips, showing very good linearity and resolutions up to 1ns. The first architecture provides a moderately better resolution. The second architecture, on the other hand, is a much more robust solution as it requires no postfitting delay adjustments.
INTRODUCTION
The trend toward digital control in high-frequency dc-dc converters has created a need for a new class of modulator: the digital pulse-width modulator (DPWM). This basic building block receives as an input a digital word and outputs a square wave of fixed period with the a duty-cycle proportional to the input value. It can therefore be used as a modulator for controlling the switches in dc-dc converter applications, substituting traditional analog implementations.
Many DPWM designs have been proposed in the literature, mostly consisting of custom ASIC implementations. These are suited for high-volume products but may not be practical for research, prototype design or low-volume products because of the high costs involved in ASIC design and fabrication. Therefore, there exists a need for low-cost FPGA-based DPWM blocks that can be incorporated early in a digital control loop design process.
Some FPGA-based DPWM implementations were reported in [1] - [5] . The implementations presented in [1] , [2] use delay lines in combination with a counter-comparator architecture, emulating in some sense many of the ASIC implementations found in the literature. These implementations obtain excellent resolution results, but they require manual routing or postfitting adjustments, and they lack of flexibility as the obtained resolution must be a multiple of technology-dependent delays. A recent work [7] uses Altera's synthesis tool features to avoid the need for manual routing but still suffer from the second drawback.
In [3] - [6] specific resources encountered in modern FPGAs are used, namely phase-locked loops (PLL), also complemented by a counter-comparator architecture. One aproach [3] , [5] uses on-chip PLL blocks to generate fixed delays and a selector to choose the appropriate delay. Manual routing or post-fitting delay adjustments are needed to compensate delay differences between the different propagation paths. Other works [4] , [6] use the fine phaseshifting of the clock available in the on-chip PLL of most FPGA families, obtaining resolution values similar to the delay lines solutions. However, the procedures to modify the phase on PLL outputs is usually slow, and this is undesirable when a fast response is needed. This paper describes two DPWM architectures with emphasis on low-cost FPGA implementation. One implementation, presented in Section II, is based in the architectures presented in [3] , [5] and, as expected, post-fitting adjustment to PLL delays was needed to obtain a linear response. The second implementation is introduced in Section III, and, as far as the authors know, is a novel one. It is based on a serializer block driving an LVDS high-speed serial I/O available in most of modern FPGA families and does not need manual routing nor post-fitting calibration. The device used for these designs belongs to the Cyclone II family by Altera. The 978-1-4673-6386-0/14/$31.00 ©2014 IEEE target specification is a PWM period of 1μs with a duty-cycle resolution of 1ns.
II. PLL-BASED DPWM
The main components of this architecture are shown in Fig.  1 . and described next. The key in this DPWM is the flexibility in the management of clock signals provided by the PLLs. With these blocks it is possible to change the phase of clock signals, as well as to multiply and divide its frequency in a controlled manner. The PLL multiplies the system's clock frequency from 25MHz to 250MHz. Besides the main output P0, three additional outputs P90, P180 and P270 are generated with phase shifts of 90º, 180º, and 270º respectively. The use of these signals allow for an effective increase in the resolution of the DPWM, adding two more input bits providing a fine adjustment of the duty-cycle reaching 1ns resolution. Delay differences due to different paths inside the multiplexor may lead to non-monotonic and non-linear behavior. These undesired effects are eliminated by a calibrating procedure: a post-fitting simulation is run to estimate the delay differences and the phase shifts at the PLL outputs are adjusted accordingly. Special care must be taken to lock on-chip placement of the DPWM module resources after this calibration is completed. Otherwise the insertion of additional circuit elements (as the JTAG interface module used during the experiments to provide module inputs) can completely modify the placement of the circuit inside the chip and therefore also the timing and delays, leaving the previous calibration useless.
III. SERDES-BASED DPWM
The second implementation is based on the use of a serializer-deserializer (SERDES) module and the low voltage differential signal (LVDS) I/O standard. This serialization technique is commonly used for data transmission over high speed serial I/O lines and is extensively supported by FPGA providers. It can also be applied to enhance DPWM resolution as explained next.
The architecture is shown in Fig. 2 The SERIAL block receives a 4-bit parallel vector synchronized with the system's clock (200 MHz), serializing these bits at the output beginning with the most significant bit. In our case the output rate is 800 Mbps, which will have a resolution of 1,25 ns. During the relevant clock period at the end of the pulse on the countercomparator output, a thermometer encoding of SEL is presented to the serializer module input, thus providing the fine adjustment resolution control.
Fig. 2. Simplified diagram of SERDES-based DPWM architecture.
The limitation to the resolution is imposed by the maximum data rate tolerated by the FPGA's high speed LVDS output pins, that was 805MHz on the Cyclone II chip used during measurements [8] . This limit has been increased up to 1080MHz on newer low-cost chips [9] .
IV. EXPERIMENTAL RESULTS
Both implemented systems were experimentally evaluated on the IIE-Cylcone board [10] , a general-purpose FPGA board developed by our group that is equipped with a Cyclone II FPGA. Fig. 3 . Coarse adjustment is obtained in both architectures by the use of a counter-comparator module, providing a good behavior in terms of large-signal linearity and proportionality between the digital input and the duty cycle output. In this paper we focus on small-signal properties like monotonicity and accuracy of the increments in the output pulse width, with unity increments in the digital input word.
Measurements of the output were taken for several intervals covering the whole duty cycle range. On each interval the dutycycle was measured for every input value and the step increment was evaluated.
A. PLL-based method results
The measurements were performed under the following conditions. The IIE-Cyclone board was used. Due to layout constraints on the Cyclone II FPGA chip available in the IIECyclone board, only one PLL block could be used. For this reason, the P90 output could not be implemented in the physical prototype and consequently it was not tested.
The different delays introduced in C1, P180 and P270 outputs by MUX3 and MIXER blocks were _determined on a simulation of the_ circuit after the final place-and-route, and they were compensated by modifying PLL block delays accordingly. The backannotated circuit was resynthesized with the new PLL delays to obtain the final circuit.
The inputs were provided from a personal computer (PC) through a JTAG interface, using the "Sources & Probes" module provided by Altera. This module provides an interface to send input signals (sources) to, and to read oputput signals (probes) from a circuit inside the FPGA, and can be operated using a simple user interface on the PC. It was necessary to take into account special procedures to avoid that the addition of the interface circuitry modified the place-and-route of the original circuit, otherwise the calibration process should have been repeated. The exact mechanism to do this may vary between synthesis tools. The Altera's Quartus tools used by the authors provides the "Design Partition" and "Logic Lock" features to identify a subcircuit and fix the logic and routing resources assigned to it.
The theoric expected values at the converter output can be calculated as the DC component of a 3.3V (standard I/O 3,3-V LVTTL/LVCMOS) square wave with 1024ns period and N/1024 duty cycle.
This expression represents a straight segment between (0,0) and (1024, 3. The slopes and correlation coefficients of the linear approximation for the whole set of points, and for each interval separately, are shown in TABLE I and compared with the theoretical value. The agreement is excellent within the precision of our measurements. Fig.5 , where small errors are noticeable. Further zoom in the region between 530 and 550 is shown in Fig 6. where the absence of the output P90 as described above is clearly noticed. In TABLE II the average percentual error between the measurements and the theoretical value for each interval is shown. The resolution was computed as the difference between the output of two consecutive values at the input. The average resolution was 1.02ns that represents a 2% deviation from the expected value of 1ns. The maximum deviation was 30.5% and was measured at very low input values, where noise affected the measurement. The results are summarized in TABLE III. An histogram of the resolution computed for all measurements is shown in Fig. 7 . Two large groups can be observed around the average value of 1.02ns; these can be explained by the PLL calibration, because the phase-shift values that can be selected are discrete and can't be as finely tuned as desired. 
B. SERDES-based method results
For the measurements on the SERDES-based architecture the same physical setup as for the PLL-based architecture was used.
The complete set of measurements is shown in Fig. 8 . A detailed view of the region between 400 and 411 is shown in Fig. 9 . The histogram is shown in Fig. 10 .
The quantitative results are summarized in TABLE IV. Linearity and monotonicity are maintained over the full range.
The theoretical step value is 1.25ns. The measured step value was always very close to the theoretical value of 1.25ns, with a mean step error of 0.6%. There is no presence of large groups outside the average, as was observed in the PLL-based method. A maximum relative error of 18.1% was observed; like in the PLL-based architecture, the maximum corresponds to values near to zero and can be explained by the presence of noise in the measurements. 
V. CONCLUSIONS
Two possible solutions to build a digital pulse-width modulator (DPWM) were presented: the PLL-based method (already reported in the literature) and the SERDES-based method (a novel contribution of this paper). Both modulators are composed of two main blocks: a counter and comparator block for coarse resolution and a fine-tuning block comprising either a PLL or a serializer. The two solutions can be implemented in low-cost FPGAs.
The PLL-based method achieves a resolution of 1ns while the SERDES-based method achieves a resolution of 1.25ns in the low-cost EP2C20 Cyclone II FPGA. The measured average resolution in both cases is within 2% of the nominal value and the maximum error, relative to the nominal value, is within 30%. It is concluded that both solutions have good linearity and monotonicity properties. The comparative results are summarized in TABLE V.   TABLE V. COMPARISON BETWEEN THE TWO METHODS
PLL-based SERDES-based
Step average (ns) While the PLL-based method achieves a finer resolution, it also requires a calibration procedure dependent on the final placing and routing in order to compensate for different path delays in the PLL signals. Once the calibration is made the system must remain unaltered to preserve linearity and monotonicity, which implies that a change in the circuit design may require a new calibration.
On the other hand, the SERDES-based solution design process is simple and straightforward. The resulting circuit is robust with respect to modifications in place and route, and the response to a change in the required duty-cycle is fast. The above characteristics make the proposed solution, based on a serializer attached to a standard high speed I/O pin, a very attractive alternative for the DPWM controller in a growing range of resolutions.
